



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/615,050	07/07/2003	Sean E. Eilert	42P15837	8003	
759	90 09/12/2005		EXAM	INER	
Michael A. Bernadicou			NGUYEN, HIEP T		
BLAKELY, SO	KOLOFF, TAYLOR & Z	AFMAN LLP			
Seventh Floor			ART UNIT	PAPER NUMBER	
12400 Wilshire Boulevard			2187		
Los Angeles, C	A 90025	DATE MAILED: 09/12/2005			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Amiliantia		Applicant(a)	
		Application		Applicant(s)	
	Office Action Cummen.	10/615,050	<b>)</b>	EILERT, SEAN E.	
	Office Action Summary	Examiner		Art Unit	
		Hiep T. Ng		2187	
eriod fo	The MAILING DATE of this common Reply	unication appears on the	cover sheet with	the correspondence address	
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD CHEVER IS LONGER, FROM THE nsions of time may be available under the provision SIX (6) MONTHS from the mailing date of this collapse of the period for reply is specified above, the maximum tree to reply within the set or extended period for reply received by the Office later than three month the patent term adjustment. See 37 CFR 1.704(b)	MAILING DATE OF THI ons of 37 CFR 1.136(a). In no even ommunication. In statutory period will apply and will oply will, by statute, cause the applic hs after the mailing date of this com	IS COMMUNICA nt, however, may a reply expire SIX (6) MONTHS cation to become ABAN	TION.  be timely filed  from the mailing date of this communication  DONED (35 U.S.C. § 133).	
tatus	, ,				
1)[	Responsive to communication(s)	filed on 07 July 2003			
2a)□	This action is <b>FINAL</b> .	2b)⊠ This action is no	n-final		
3)□		•		s, prosecution as to the merits	is
<u> </u>	closed in accordance with the pra	·		•	
isposit	ion of Claims				
· _	Claim(s) <u>1-43</u> is/are pending in the	e application.			
• /١૮-४	4a) Of the above claim(s) is		sideration.		
5)□	Claim(s) is/are allowed.				
· —	Claim(s) <u>1-43</u> is/are rejected.				
7)	Claim(s) is/are objected to.				
8)□	Claim(s) are subject to rest		quirement.		
pplicat	ion Papers				
9)□	The specification is objected to by	the Examiner.	•		
10)	The drawing(s) filed on is/ai	re: a)□ accepted or b)□	☐ objected to by	the Examiner.	
	Applicant may not request that any ob-	pjection to the drawing(s) be	held in abeyance	. See 37 CFR 1.85(a).	
	Replacement drawing sheet(s) include	ing the correction is require	d if the drawing(s)	is objected to. See 37 CFR 1.121	I(d).
11) 🔲	The oath or declaration is objected	I to by the Examiner. Not	te the attached C	office Action or form PTO-152.	
riority (	under 35 U.S.C. § 119				
12)	Acknowledgment is made of a clai	m for foreign priority und	er 35 U.S.C. § 1	19(a)-(d) or (f).	
a)	☐ All b)☐ Some * c)☐ None of:	•			
	1. Certified copies of the priori	ty documents have been	ı received.		
	2. Certified copies of the priori	ty documents have been	received in App	lication No	
	3. Copies of the certified copie	es of the priority documer	nts have been re	ceived in this National Stage	
	application from the Interna	· ·	* **		
* 5	See the attached detailed Office ac	tion for a list of the certific	ed copies not red	ceived.	
ttachmen			4)		
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review	· (PTO-948)		mary (PTO-413) fail Date	
) 🔲 Infori	mation Disclosure Statement(s) (PTO-1449	or PTO/SB/08)	5) Notice of Infor	mal Patent Application (PTO-152)	
Pape	er No(s)/Mail Date	•	6)		

Application/Control Number: 10/615,050 Page 2

Art Unit: 2187

## **DETAILED ACTION**

 This Office action is a response to the communication filed July 7, 2003. Claims 1-43 are presented for examination.

### **Drawings**

2. Figures 1-2 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

### Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - a. A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 1-43 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (APA) as described in the background of the invention [specification pages 1-2 and figures 1-2].
  - a. As per claims1 and 5-6
    - i. The APA teaches an apparatus comprising:
      - A first addressable device (104) associated with a first device identifier
         (ID) [spec., page 2, lines 14-15];

Application/Control Number: 10/615,050

Art Unit: 2187

 A second addressable device (106) stacked adjacent the first addressable device, wherein the second addressable device is coupled to the first addressable device [through the substrate 102 and the bond wires 116; see the spec., page 2, lines 7-9].

Page 3

- ii. The APA, however, does not teaches that the second memory device includes a circuit to generate a second device ID as a function of the first device ID.
- iii. In stack memories, it has been known and widely practiced in the pertinent art that adjacent memory location or entry always has an address or identification that is linearly related to the current location or entry. Furthermore, it has also been known and commonly practiced in the pertinent art that generating an address or a pointer value associated with a next memory location or entry by adding or subtracting the current memory address or pointer value by a constant.
- iv. One having ordinary skill in the art, who is familiar with such stack pointer/address/identification generating feature, looks at the teaching of the prior art, would leads he or she to further employ the commonly used logic for generating a second memory device ID by adding or subtracting the current ID [i.e., the first device ID]. It would have been obvious because memory units in a stacked memory device are identified in the same manner as stacked entries in a stack memory. Furthermore, adder logic is simple to construct.
- v. Accordingly, it would have been obvious to one having ordinary skill in the pertinent art to further employ a logic such as an adder circuit into the APA second addressable device for generating a second ID by adding the ID of the first addressable dive with a constant. The simplicity of an adder circuit provide sufficient suggestion and motivation to one having ordinary skill in the pertinent art to do such logic adding in the APA second addressable device.
- As per claims 2-3: flash memory, DRAM, SRAM, etc, have also been known and commonly used as memory devices in stacked memories.

Art Unit: 2187

- c. As per claim 4: the APA directly teaches the further claimed limitation of "wherein the first device is encoded [spec., p2, II.5-6]
- d. As per claims 7-10: the claimed apparatus basically encompasses the same elements as that of claims 1-6. Accordingly, claims 7-10 are also rejected for the same reason as set forth for that of claims 1-6.
- e. As per claim 11, the claimed apparatus basically encompasses the same scope as that of claim 1 with an exception of the newly added limitation of "a through-silicon via". Using a through-silicon via in a memory device to connect two or more memory elements has also been known and commonly used in the pertinent art. Accordingly, it would also been obvious to one having ordinary skill in the art to use a through-silicon via to connect two or more memory elements in the APA stacked memory device.
- f. As per claims 12-15, 20-22and 25: the claimed method basically comprises the steps that are carried out by the corresponding elements in claims 1-6. Accordingly claims 12-15 are also rejected for the same reasons as set forth for claims 1-6.
- g. As per claim 17: the claimed method basically comprises the steps that are carried out by the corresponding elements in claim 11. Accordingly claim 17 is also rejected for the same reason as set forth for claim 11.
- h. As per claims 18-19: optically or capacitively coupling one memory element to another has also been known and commonly practiced in the pertinent art. Accordingly it would have been obvious to one having ordinary skill in the art at the time the invention was made to capacitively or optically couple the APA first memory device to the second memory device.
- As per claims 23-24: using an active or a passive logical shifter in the place of an adder circuit has also been known and commonly used in the art. Accordingly, it would also as been obvious to one having ordinary skill in art to use an active or passive logical shifter to generate a second device ID.

Application/Control Number: 10/615,050

Art Unit: 2187

j. As per claims 26-37: the claimed method basically encompass the same scope as that of claims 12-25. Accordingly, claims 26-37 are also rejected for the same reason as set forth for claims 12-25.

Page 5

k. As per claims 38-43: the claimed system basically encompasses the stacked memory device as that in claims 1-6 and further comprises a processor that is coupled to an RF interface. Stacked memory such as that of the APA has been known and widely used in application that has a processor coupled to an RF interface [e.g., cellular phones, palm computing devices, etc.]. Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to utilized the stacked memory device in a system that has processor coupled to an RF interface.

#### Conclusion

- 5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
  - a. Aidan et al., 6,654,871, teaches an adder/subtractor for generating an updated pointer by adding a constant to a current stack pointer.
  - Kudo et al., 6,560,692, teaches a logic for adding a current stack pointer to a selected offset value to generate a new stack pointer.
  - Bhattacharyya, US 2004/0155298, teaches a stacked memory device using SRAM memory arrays.
  - d. Martines et al., 2002/0131303, teaches a stacked memory device that uses the combination of flash non-volatile memories and faster SRAM memories.
- Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hiep T. Nguyen whose telephone number is (571) 272-4197. The examiner can normally be reached on Monday-Friday from 9:30 am to 6:00 pm.
- 7. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2187

8. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hiep T Nguyen Primary Examiner Art Unit 2187

HTN